Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 1 of 10 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 Last
  Topics   Replies     Views     Last Post  
Post annotating switching activity
started by alexsieh  on Today at 05:42 AM    		0 0 Today at 05:42 AM   
Post can LEC provide cdc check?
started by zhiweiwu0318  on 19 Dec 2008 01:10 AM    		7 86 Yesterday at 06:59 AM   
Post Wish you Happy New Year.
started by Raam  on 04 Jan 2009 07:41 PM    		0 12 04 Jan 2009 07:41 PM   
Post RTL Compiler: is there a timing path between 2 FF?
started by magic  on 16 Dec 2008 12:27 AM    		3 77 17 Dec 2008 05:52 AM   
Post How to save global constrain settings In Allegro?
started by Raam  on 05 Dec 2008 02:23 AM    		2 75 10 Dec 2008 11:34 AM   
Post LEC CDC Structural Checks
started by timmynolan  on 08 Dec 2008 06:44 AM    		0 88 08 Dec 2008 06:44 AM   
Post Place Fiducials
started by gonuclear  on 05 Dec 2008 06:35 AM    		1 59 05 Dec 2008 06:47 AM   
Post How to count number of paths in RTL-compiler group?
started by dkos  on 25 Nov 2008 08:55 AM    		5 178 30 Nov 2008 10:37 AM   
Post How to view the property of Mosfet in my CSM018 technology?
started by Henry Hwa  on 24 Nov 2008 07:05 PM    		1 88 25 Nov 2008 06:06 AM   
Post setenv command in RTL Compiler
started by dkos  on 05 Nov 2008 01:46 AM    		4 240 25 Nov 2008 12:40 AM   
Post Problem with ORCAD Capture Simulation
started by scdr  on 30 Sep 2008 12:19 AM    		3 633 19 Nov 2008 08:11 AM   
Post OrCAD INI File Administrator
started by pcplod  on 04 Nov 2008 04:26 AM    		1 131 04 Nov 2008 06:48 AM   
Post LEC : Asynchronous Reset Issue
started by automotive  on 20 Oct 2008 09:29 AM    		1 214 21 Oct 2008 03:44 AM   
Post Ideal net in ETS
started by Jaydip Mehta  on 16 Oct 2008 01:52 AM    		3 308 17 Oct 2008 01:16 PM   
Post IMPORTANT NOTE: O/S Requirements for Conformal 8.1 and newer
started by Kenneth Chang  on 07 Oct 2008 08:56 AM    		0 245 07 Oct 2008 08:56 AM   
Post how to compare designware like DW02_multp with LEC
started by codefire  on 27 Sep 2008 08:48 PM    		0 350 27 Sep 2008 08:48 PM   
Post constant propagation in RC
started by designer  on 25 Sep 2008 10:11 AM    		0 312 25 Sep 2008 10:11 AM   
Post CDC (Clock Domain Crossing)
started by kunal1514  on 22 Sep 2008 02:20 AM    		0 434 22 Sep 2008 02:20 AM   
Post when and how