Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Products & Solutions
Services
Support & Training
Alliances
Community
About Cadence
Design Teams
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Design Challenges
Advanced Node Design
Low-Power Design
More Products
IP Catalog
OrCAD Products
Products A-Z
Products & Solutions Home
Capabilities and Practices
Methodology and Technology Adoption
Design Collaboration
Talent Development
Programs
Startup Acceleration
VCAD
Services Home
Support
Support Offerings
Support Process
Online Support—SourceLink
Software Downloads
Computing Platform Support
University Software Program
Training
Training Offerings
Training Course Catalogs
Support & Training Home
Programs and Initiatives
Foundry Program
OpenChoice Program
ChipEstimate.com - Chip Planning Portal
Connections Program
ASIC Program
Verification Alliance Program
Channel Partner Program
Power Forward Initiative
Standards and Languages
Industry Memberships
Alliances Home
User Communities
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
News and Events
Newsroom
Multimedia Center
Events and Webinars
Company Info and Resources
Investor Relations
Executive Team
Cadence Research Laboratories
Community Involvement
Customer Success
Careers
Media Gallery
Contact Us
About Cadence Home
Home
>
About Cadence
> Newsroom
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Del.icio.us
Digg
Slashdot
Technorati
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
All Blogs
System Design and Verification Blog
Functional Verification Blog
Logic Design Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
Memory Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Newsroom
June 19, 2008 proclaimed Cadence Day by the city of San Jose, California
Over the past 20 years, Cadence Design Systems has played a pivotal role in the electronics revolution that has transformed the world.
Watch Cadence Day ceremony
Read Cadence article
03 Sep 2008
Media Advisory: Cadence Senior Vice President And Chief Financial Officer Kevin Palatnik To Present At The Deutsche Bank Technology Conference
03 Sep 2008
MuChip Adopts Cadence Virtuoso Solution to Speed Wireless RF SoC Design Development
03 Sep 2008
Media Advisory: Cadence Hosts "Low Power, Green Power and the Future of IT" Industry Panel
27 Aug 2008
Media Advisory: Cadence Director Of Investor Relations Alan Lindstrom To Present At The Kaufman Bros. Investment Conference
27 Aug 2008
Media Advisory: Cadence Senior Vice President And Chief Financial Officer Kevin Palatnik To Present At The Citi Technology Conference
25 Aug 2008
SandLinks Achieves First-Time Right Silicon Using CPF-Enabled Cadence Low-Power Solution
21 Aug 2008
Cosmic Circuits Experiences 8X Performance Gains by Adopting Cadence Virtuoso Spectre with Turbo Technology
Read more press releases
»
21 Aug 2008
Capturing and communicating power-efficient design knowledge
-
Power Management DesignLine Europe
20 Aug 2008
The Shaughnessy Report: Hemant Shah of Cadence on Constraint-Driven HDI Design
-
PCB007
19 Aug 2008
ESL: The state of the industry and what's next?
-
Electronic Business
12 Aug 2008
Ted Vucurevich's Executive Perspective at DAC 2008
-
International Engineering Consortium
12 Aug 2008
Adam Traidman's Executive Perspective at DAC 2008
-
International Engineering Consortium
06 Aug 2008
User Advisory Group Established to Guide Evolution of the Open Verification Methodology
-
Yahoo Finance
18 Jul 2008
Transaction-Based Acceleration: A Second Generation Introduces Even More Power
-
Chip Design Magazine
Read more news
»
Press Releases
In The News
Third-Party Press
Multimedia Center
Cadence Articles
Media Contacts
Ronald May
Group Director, Public Relations
408.944.7992
rmay@cadence.com
Nancy Szymanski
Cadence Design Systems, Inc.
408.473.8382
nancy@cadence.com
Media contacts
»
Cadence Fact Sheet (PDF)
2007 Annual Report (PDF)