Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions for:
Advanced Node
Enterprise Verification
Hosted Design
Low-Power
Mixed-Signal
System Development
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology and Technology Adoption
Design Collaboration
Talent Development
Programs
Startup Acceleration
VCAD
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Offerings
Training Course Catalogs
Support & Training Home
Programs and Initiatives
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
ASIC Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
News and Events
Newsroom
Multimedia Center
Events and Webinars
Company Info and Resources
Investor Relations
Executive Team
Cadence Research Laboratories
Community Involvement
Customer Success
Careers
Media Gallery
Contact Us
About Cadence Home
Home
>
About Cadence
>
Customer Success
>
Customer Success
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Del.icio.us
Digg
Slashdot
Technorati
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Customer Success
Latest Success Stories
By Category
Select Category
All
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Advanced Node
Low-Power
Analog/Mixed-signal Design
Mixed-Signal
System Development
Enterprise Verification
Alliances
Services
Casio
Design Challenge
Migrate Casio engineers to a new transaction-level modeling (TLM)-driven design methodology based on next-generation high-level synthesis (HLS)
Rearchitect legacy designs to maximize the benefit of new process technologies, while avoiding the effort of developing new RTL manually from scratch
Cadence Solution
R&D partnership with Casio engineers to adopt next-generation HLS technology developed at Cadence for production usage at Casio
Comprehensive design and verification methodologies/flows (specified and developed with Casio engineers) to integrate HLS with the rest of Casio production design flows
Read Full story
»
Silicon Laboratories
Design Challenge
Full-chip verification was much too slow with regard to integrating the analog and digital content at the full chip level
Verification productivity must be improved by allowing users to begin the digital verification effort much sooner in the overall process
Cadence Solution
Cadence Incisive Enterprise Simulator running the Digital Mixed Signal option
Cadence Mixed-Signal Solution allows users to seamlessly connect Real Value Models to the digital content
Read Full story
»
NVIDIA
Design Challenge
Having HDI design capabilities in a constraint-driven PCB design flow
Driving micro vias quickly and accurately
Reducing the number of layers on customers’ boards
Shortening the PCB layout design cycle
Cadence Solution
High-speed constraint-driven HDI flow to shorten the design cycle while adhering to high-speed rules
Mitigate risk, boost performance, and increase efficiency with a set of proven, unified PCB design, layout, editing, and routing technologies
Collaboration with NVIDIA engineers to streamline time to productivity with the enhanced flow
Read Full story
»
Renesas
Design Challenge
Migrate Renesas engineers to a new system-level design methodology based on next-generation high-level synthesis (HLS)
Demonstrate significant productivity improvements in creation and retargeting of RTL designs
Cadence Solution
Two-year R&D partnership with Renesas engineers to adapt HLS technology developed at Cadence for production usage at Renesas
Next-generation Cadence HLS technology tailored and refined for real production based on feedback from Renesas engineers
Comprehensive design and verification methodologies/flows specified by and developed with Renesas engineers in order to integrate HLS with other Renesas production design flows
Read Full story
»
Novafora
Design Challenge
Architect, design, and verify an SoC design with 10s of millions of gates
Rapidly integrate and analyze third-party IP into several new architectures to maximize performance and features
Ability to assess system-level performance and validate critical HW/SW functions before silicon is available
Cadence Solution
Create, prototype and verify a new design in as little as three days
Explore dozens of design alternatives in a short period of time
Find severe bugs early with hardware/software co-verification and validation
Read Full story
»
Tagent
Design Challenge
Fully integrate an RFID tag on a piece of silicon
Ensure that the antenna doesn’t interfere with the chip logic
No onsite CAD support team /limited existing infrastructure
Minimize time to productivity
Cadence Solution
Provide a hosted front-end design environment for creating an AMS/RF ASIC
Collaborate with Tagent to design and implement AMS blocks onto a full chip
Mitigate risk and optimize time to productivity with a proven, unified CAD environment
Read Full story
»
Fujitsu Microelectronics
Design Challenge
Align power design around CPF with accurate simulation
Move to smaller geometries
Reduce design time and improve QoS
Cadence Solution
Integrated, proven design solution leverages success in new applications
Accurate verification of final design improves silicon
Read Full story
»
Renesas
Design Challenge
Process variation causes performance/yield tradeoffs
Implement SSTA without huge memory and processing time requirements
Cadence Solution
Encounter Timing System with SSTA
- Very fast, accurate and does not require large work space
- Tightly integrated with other Encounter capabilities
Read Full story
»
Unisys
Design Challenge
Expose hard-to-find bugs early in the design cycle of the complex ES7000 Real-Time Capacity Server Series
Verify design blocks prior to testbench simulation for faster time-to-market
Cadence Solution
The Cadence Incisive Formal Verifier technology as part an assertion-based verification flow was incorporated into the production design flow complementing Incisive Design Team Simulation and Incisive Palladium Emulation
Design with Verification in mind started with logic design teams early in the project cycle minimizing lengthy tail-end functional iterations
Productivity and product quality were dramatically increased
Read full story
»
Sun Microsystems
Design Challenge
Develop the highest throughput and most eco-responsible processor available
Employ a verification platform that could eliminate costly respins and accelerate project completion
Cadence Solution
Seamlessly integrated simulation, acceleration, and in-circuit emulation into a single verification environment
Read full story
»
Next
»