Home > Community

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

	Rambus works with partners on new technologies
	Electronics Weekly

	ChipInvest readying first product for production
	EE Times Europe

	"Chips-in-a-SiP" are a circuit simulation headache
	Chip Design Magazine

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Community

Blog
Forum
Resources

	CDNLive Techtorials: Everything you wanted to know about Virtuoso By Steven Lewis on September 05, 2008 Hey folks, if you are coming to the CDNLive conference, we have a lot of great "techtorials" happening on Monday, September 8 . This will be a great opportunity to meet with our technical experts on different tools/solutions. The classes are... Read more » Comments (0) Filed under: custom design technology, RF Design, CDNLive Techtorials

	See you at CDNLive San Jose next week By Joseph Hupcey III on September 04, 2008 FYI, Mike Stellfox and I will be at CDNLive San Jose next week. In addition to reporting on some the papers in the verification tracks, I will have my SLR kit with me to experiment with photo blogging. (Thus, if you are coming to the show prepare yourself... Read more » Comments (0) Filed under: Functional Verification, OVM, ISX (Incisive Software Extensions), IES

	Chip Level Verification with Processors By Jason Andrews on September 04, 2008 Today, I will discuss some alternatives for chip-level verification with designs that have microprocessors in them. Since I started at Axis Systems back in 2001, the number of designs with processors has steadily gone from a few, to some, to most, to... Read more » Comments (0) Filed under: Functional Verification, FPGA: DMA, ARM, ISX, verification strategy

	Effectively communicating Low-Power and Power-Efficient Design knowledge By Neil Hand on September 03, 2008 For those of you interested in the Power space I recently had an article published on the Power Management DesignLine Europe website that talks about the challenges of capturing and communicating expertise and best practices throughout an organization... Read more » Comments (0) Filed under: Digital Implementation, Low-Power , Logic Design, Power-Efficient Design

	Tip of the Week: When should I use the pss/qpss Harmonic Balance vs. Shooting Newton Engine? By Tawna Wilsey on September 03, 2008 Shooting Newton (shooting) and harmonic balance (HB) are complementary technologies and used for circuits that exhibit different behaviors. The shooting Newton algorithm uses an adaptive time step control, which is particularly effective for sharp transitions... Read more » Comments (0) Filed under: RF design, Circuit design, Virtuoso Spectre, Virtuoso Spectre Simulator GXL, Spectre, Spectre RF, Virtuoso Spectre Simulator XL

	Demo: Interactive Floorplanning in SoC-Encounter By Robert Dwyer on September 02, 2008 In this demonstration, we'll show how to perform the following actions: Resize a hierarchical instance while maintaining its area Create a rectilinear cut in a hierarchical instance Convert all guides to fences Question of the Day: Did you learn anything... Read more » Comments (1) Filed under: Floorplanning and Prototyping, screencast, SoC-Encounter, Rectilinear Cut

View older posts »

Visit the community forums »

There are 31 guest(s) and 0 member(s) online:

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Share

Subscribe

Contact Us

Community