Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Tools > IC Packaging and Co-Design

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

IC Packaging and Co-Design 





Physical Implementation
Complexity and performance requirements of today’s semiconductor packages continue to increase while design resources remain static for most organizations - placing a premium on efficiency and productivity. Cadence package implementation products deliver the automation and accuracy to expedite the design process as part of a comprehensive environment including analysis and co-design.

Cadence SiP Layout
Provides a complete constraint- and rules-driven substrate layout and interconnect environment. Optimized for single die, side by side die, and stacked die designs and also provides the foundation for chip-package co-design with Encounter or Virtuoso.
Learn more »
Allegro Package Designer
Provides a complete constraint- and rules-driven substrate layout and interconnect environment. Optimized for single die or side by side die designs.
Learn more »
Advanced Package Router
Breakthrough auto-routing technology specifically for high-performance flip-chip packages that reduce design cycle-time and increase designer efficiency.
Learn more »
Cadence 3D Design Viewer
Provides 3D visualization and wirebond design rule checking (DRC) for IC packages. Enables collaborative markups in a solid model viewer to modify wirebond profiles.
Learn more »