Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Products
> RF Design
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Company Location
*
Comments:
*
Send Yourself A Copy
RF Design
Circuit design
Selectively automating non-critical aspects of RF design allows engineers to focus on precision-crafting their designs. Cadence
®
circuit design solutions enable fast and accurate entry of design concepts, which includes managing design intent in a way that flows naturally in the schematic. Using this advanced, parasitic-aware environment, designers can visualize and understand the many interdependencies of an analog, RF, or mixed-signal design, and can create and verify selected passive components.
Virtuoso Analog Design Environment
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Learn more
»
Virtuoso Schematic Editor
Provides a complete design and constraint composition environment for front-to-back analog, custom-digital, RF, and mixed-signal designs.
Learn more
»
RF block simulation
Creating today’s leading-edge designs requires fast and reliable simulation and analysis of RF and high-speed integrated circuits. Cadence
®
RF block simulation technology includes the only RF simulator on the market that addresses the entire spectrum of RF design. It offers a frequency-domain harmonic balance engine for faster and accurate simulation of high dynamic-range RF circuits, and it uses a patented time-domain shooting algorithm optimized for highly non-linear circuits.
Virtuoso Accelerated Parallel Simulator
Delivers scalable performance and capacity at full Spectre-level accuracy across a broad range of complex analog, RF, and mixed-signal blocks and subsystems.
Learn more
»
Virtuoso Analog Design Environment
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Learn more
»
Virtuoso Spectre Circuit Simulator
Delivers a fast, SPICE-accurate simulator for challenging analog, RF, and mixed-signal circuit simulation and device characterization.
Learn more
»
Virtuoso Multi-Mode Simulation
Enables comprehensive design and verification by linking the industry’s leading simulation engines for seamless simulation throughout the design cycle.
Learn more
»
System-level simulation
Engineers need a complete flow—from system-level design to post-layout verification—that integrates circuit simulation with RF system-level and mixed-signal baseband designs. Cadence
®
technology offers flexible system-level simulation for RF and digital blocks, enabling the verification of RF blocks within a digital environment. Co-simulation capability with data-flow simulators allows system designers to explore the effects of non-ideal circuits on system architecture.
Virtuoso Analog Design Environment
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Learn more
»
Virtuoso AMS Designer
Provides an advanced mixed-signal simulation solution for design and verification of analog, RF, memory, and mixed-signal SoCs.
Learn more
»
Virtuoso Multi-Mode Simulation
Enables comprehensive design and verification by linking the industry’s leading simulation engines for seamless simulation throughout the design cycle.
Learn more
»
Layout
To realize RF designs, engineers need comprehensive support for custom mixed-signal and analog design at device, cell, and block levels. Cadence
®
layout solutions automate and accelerate custom block authoring. They provide advanced features for device generation and editing, block floorplanning, automatic placement, and interactive routing.
Virtuoso Layout Suite
Provides the complete physical layout environment of the industry-standard Virtuoso custom design platform, a comprehensive solution for front-to-back custom-analog, digital, RF, and mixed-signal design.
Learn more
»
Parasitic extraction
After layout, RF designers must go back into the design to locate parasitics and perform another round of simulation to determine where parasitic effects will cause problems. Cadence
®
solutions for parasitic extraction make it easy to get a holistic view of all the parasitic effects in a design, and then quickly correct them by flagging violations of design rules in real time.
Cadence QRC Extraction
Performs 3D full-chip parasitic extraction on all design style and flows. Delivers the fastest convergence on design goals.
Learn more
»
Manufacturability signoff
At today’s advanced technology nodes, RF design software must account for the challenges of smaller transistors and wires, as well as the data capacity and complexity challenges of denser, more intricate chips. Cadence
®
solutions for manufacturability take the knowledge of creating the mask and how the chip is going to be manufactured and bring it back into the design phase. This helps designers compensate for physical effects while providing a reliable way to achieve manufacturing signoff before tapeout.
Cadence Litho Physical Analyzer
Detects and corrects lithography hotspots. Uses a model-based technology to predict silicon contours quickly and accurately. Improves parametric yield and chip performance.
Learn more
»
Cadence Litho Electrical Analyzer
Extracts device and interconnect electrical behavior from contours. Detects and repairs timing and leakage hotspots due to systematic variations.
Learn more
»
Cadence Physical Verification System
Offers a front-to-back design, implementation, and signoff flow in a single solution. Speeds turnaround of design-rule check and layout vs. schematic verification.
Learn more
»
Virtuoso Layout Migrate
Offers rapid physical layout migration, including support for complex design rules at advanced nodes.
Learn more
»
Virtuoso Layout Suite
Provides the complete physical layout environment of the industry-standard Virtuoso custom design platform, a comprehensive solution for front-to-back custom-analog, digital, RF, and mixed-signal design.
Learn more
»
Virtuoso Analog Design Environment
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Learn more
»
Assura Physical Verification
Performs design-rule checking and layout vs. schematic verification to deliver high-yielding custom IP for SoC designs.
Learn more
»
Assura Physical Verification
Performs design-rule checking and layout vs. schematic verification to deliver high-yielding custom IP for SoC designs.
Learn more
»
Cadence Litho Electrical Analyzer
Extracts device and interconnect electrical behavior from contours. Detects and repairs timing and leakage hotspots due to systematic variations.
Learn more
»
Cadence Litho Physical Analyzer
Detects and corrects lithography hotspots. Uses a model-based technology to predict silicon contours quickly and accurately. Improves parametric yield and chip performance.
Learn more
»
Cadence Physical Verification System
Offers a front-to-back design, implementation, and signoff flow in a single solution. Speeds turnaround of design-rule check and layout vs. schematic verification.
Learn more
»
Cadence QRC Extraction
Performs 3D full-chip parasitic extraction on all design style and flows. Delivers the fastest convergence on design goals.
Learn more
»
Cadence RF Design Methodology Kit
Delivers verified methodologies packaged in a system-to-tapeout RFIC design flow, demonstrated on a segment representative design.
Learn more
»
Virtuoso Accelerated Parallel Simulator
Delivers scalable performance and capacity at full Spectre-level accuracy across a broad range of complex analog, RF, and mixed-signal blocks and subsystems.
Learn more
»
Virtuoso AMS Designer
Provides an advanced mixed-signal simulation solution for design and verification of analog, RF, memory, and mixed-signal SoCs.
Learn more
»
Virtuoso Analog Design Environment
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Learn more
»
Virtuoso Analog Design Environment
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Learn more
»
Virtuoso Layout Migrate
Offers rapid physical layout migration, including support for complex design rules at advanced nodes.
Learn more
»
Virtuoso Layout Suite
Provides the complete physical layout environment of the industry-standard Virtuoso custom design platform, a comprehensive solution for front-to-back custom-analog, digital, RF, and mixed-signal design.
Learn more
»
Virtuoso Multi-Mode Simulation
Enables comprehensive design and verification by linking the industry’s leading simulation engines for seamless simulation throughout the design cycle.
Learn more
»
Virtuoso Schematic Editor
Provides a complete design and constraint composition environment for front-to-back analog, custom-digital, RF, and mixed-signal designs.
Learn more
»
Virtuoso Spectre Circuit Simulator
Delivers a fast, SPICE-accurate simulator for challenging analog, RF, and mixed-signal circuit simulation and device characterization.
Learn more
»
Content Query Web Part [2]
Key RF Technologies from Cadence Qualified for TSMC 65-Nanometer Node
New Cadence Custom/Analog Flow Delivers Holistic Approach to 20nm Silicon Realization
Taming the Challenges of 20nm Custom/Analog Design White Paper
speakTECH Feeder Viewer for Community Server
Recent Blog Posts
SpectreRF at 2013 IEEE/MTT-S International Microwave Symposium in Seattle, Washington
Simulating Crystal Oscillators is Much Easier in MMSIM12.1 - Part 2
Simulating Crystal Oscillators is Much Easier in MMSIM12.1 - Part 1
Visit the Community
»
Content Query Web Part [3]
Cadence Services
Support & Training
Software Downloads
Cadence Designer network Community